



6. Repair of the faulty subassembly



86-038

Figure 4

Service work on the cassettes of the signal path (SW1 and SW2) or on the cassettes of the frequency processing (FA1 and FA2)



86-039

Figure 5

Unit arrangement for service work on the power supply section

Master Library
Digitized by
USC Library
2014

Library of Congress
2014

Hum voltages of the output voltages

The ripple is to be measured with load and 220 V ac input voltage by means of P6 (peak-to-peak value).

- +18 V path : \approx 30 mV (20 kHz)
- +5 V path : \approx 50 mV (20 kHz)
- 12 V path : \approx 20 mV (100 Hz or noise)
- 22 V path : \approx 50 mV (20 kHz + 100 Hz)

Centro. behaviour

With change of the input voltage by $\pm 10\%$, the variations of the individual output voltages - measured with P9, amount to:

- +18 V path : $\Delta U = 60$ mV
- +5 V path : $\Delta U = 20$ mV
- 12 V path : $\Delta U = 10$ mV

The input voltage variation is to be simulated with the adjustable transformer (P 12).

6.1.2. Measuring values within the power supply divider

measured with mains operation 220 V and load

Rectifier voltages

- +18/+5 V path
(measured at C 5903) : approx. 30 V
- 12 V path
(measured at C 5105) : approx. 20 V
- Additional voltage for 22 V path
(measured at C 5108) : approx. 4 V

Overcurrent limitation

The +18 V-, +5 V-, and -12 V path are provided each with a permanently adjusted current limitation.

This current limitation is to be checked by an additional load (slide resistor (R1) 100 \rightarrow 0 ohm).

+18 V path
 +5 V path
 -12 V path

Sweep current	s-c current
approx. 2 A	≅ 2.5 A
approx. 3 A	≅ 4 A
approx. 0.4 A	≅ 0.25 A

Shorting the +18 V- and +5 V paths causes switching controller noises in the audible range.

Curve shape

At the test points P01 to P06 indicated in the circuit diagram the prescribed curve shapes shall be detected with P6.

Working frequency


The transverter operates at rated voltage with a frequency of roughly 80 Hz.

It greatly depends on the input voltage.

The switching controller is to be adjusted to 20 kHz \pm 3 kHz by means of R 5227.

Closing behaviour

The unit-specific time sequence of the partial voltages in case of ON and OFF switching is the precondition for the functionality of the control unit.



t_{y1}, t_{y2} = delay time of ON and OFF switching

When t_{y1}, t_{y2} is not kept, the power supply needs repair.

6.1.3. Troubleshooting table

Fault	Possible fault reason	Fault elimination
<p>a) Transverter does not start to oscillate</p>	<ul style="list-style-type: none"> - False voltage protection responds - V5101, V5102 faulty - Contact troubles at K5001/5002 - Contact troubles at circuit closer on front plate - Overload at secondary end 	<ul style="list-style-type: none"> - viz. b) - Replace V5101, V5102 - Replace K5001, K5002 - viz. c) - causes increased power consumption with mains operation.
<p>b) False voltage protection responds</p>	<ul style="list-style-type: none"> - Battery voltage does not comply with the voltage adjusted on the terminal board X 5002. - Component in the protective circuit faulty 	<ul style="list-style-type: none"> e.g. V 5107, V 5106, V 5103, K 5101
<p>c) Starting aid for oscillation not excited (C 5101 not charged or not discharged with connection or disconnection)</p>	<ul style="list-style-type: none"> - Interruption in the oscillation-start circuit X 5001/b3(+)- k 02/7/5/11/13- R 5111-V 5110- circuit closer (on front plate) 	

Fault	Possible fault reason	Fault elimination
c) Output voltage of the -12-V-path too high	<ul style="list-style-type: none"> - V 5001 faulty - N 5101 faulty 	
d) Frequency of rectifier hum voltage amounts, with mains oper., to 50 Hz instead of 100 Hz	<ul style="list-style-type: none"> - One rectifier branch of the respective rectifier faulty 	<ul style="list-style-type: none"> - Measurement at C 5105: -12-V path C 5108: Additional voltage for 22-V path C 5003: +5-V path +18-V path




Figure 6
Power supply section 1340.039-01500

Stromversorgungsteil (Seitenansicht)
1340.039-01500

(50)




Figure 7

Power supply section 1340.039-01500

6.2. Control unit

6.2.1. Function principle

After switching on the unit as well as after mains failure the microcomputer is brought in the initial position and the receiver is adjusted to its condition before the disconnection or mains failure.


Subsequently, a program for multiplexer control of the display is initiated.

All operating measurements carried out via keyboard or 24-V interface cause via port A an interruption of the PIO circuit.

Mains failure and test routines are controlled via the non-mask interrupt input of CPU. The RAM circuits of the control computer are backed by an internal battery.

In case of a total breakdown, it is recommended to start troubleshooting in the computer core because fault detecting is supported by the software. The following sequence is to be adhered to:

Control computer - input-output logic - keyboard - display - register and interface.






Figure 8 Control unit Front view

35




Figure 9
Control unit - view from above

86 - 036 a

Wenn Eigentum
Mittlung oder
wird erfolgt

6.2.2. Test and check arrangements

- Control unit inserted

The following components of the plug-in are accessible from above:

- R45145 ... R45147 to balance the control voltage linearization (cf. Section 6.2.9.)
- X4701, X4702 to check and repair the keyboard (cf. Section 6.2.7.)
- Strip 01-02 (RESET) on input-output logic.

Open the receiver front plate, remove screening. The control unit is accessible from the soldering side of the register and interface.

On the soldering side of the control computer U_{RAM} can be checked at CA408.

- Control unit removed

By means of connection adapter P15 the control unit can be operated from an external mains unit; +5 V, +18 V, -12 V, \perp

- Check of display and keyboard

Open the front plate of the plug-in, slacken the plug-and-socket connections X4501-X1023 and X4505-X1022, take off the control unit and place it upright such that the plug-and-socket connections can be reestablished again. The complementation side of the display is accessible. If necessary, unscrew the cover.

- Check of control computer and input-output logic

Take off the control computer; establish connection plug-in X1023 - input-output logic X4303/04/05 by means of adapter cable P14. The complementation side of the control computer and the input-output logic is accessible.

Connect P14 with P15 when power supply is to be performed from an external mains unit.

6.2.3. Repair sequence 'local operation'




Figure 10

35

6.2.4. Repair sequence Operation 'external'





Figure 11

1) The unit is to be programmed in advance as 'slave'.

39

6.2.5. Control computer

- Operating voltages

+5 V at D04/11, U_{RAM} at C08 (cf. Section 6.2.6. U_{RAM} changeover)

- Input signals of CPU

\overline{BUSRQ} , \overline{WAIT} , \overline{RESET} , \overline{NMI} , $\overline{INT} = 1$ (≈ 3.5 V)

Clock at D04/6 $\square\square$ 1.2 MHz $U_{high} \approx 4.8$ V, $U_{low} \approx 0.5$ V

- CPU bus and store selection signals

Open wire strap 03-04, establish connection 04-13.

Cyclic program call is performed. The data bus, the address bus and the control bus of the CPU can be oscillographically checked concerning correct low-high signal change. With this, also the connections of the bus lines to the circuits as well as shorts can be checked.

Signal	U_{low}	U_{high}
D0 ... D7	} < 0.7 V	3.5 V
A0 ... A3		> 3.5 V
A4 ... A15		> 2.5 V
M1, RD, WR, MREQ, RFSH		> 2.5 V
CS0 test point 03		> 2.5 V
CS1 R07		> 3.5 V
CS2 test point 05		> 2.5 V
CS3 test point 07		> 2.5 V
CS4 test point 09		> 2.5 V
CS5 test point 11		> 2.5 V

- Software-aided checks

(cf. equipment documentation Section III/5.2.)

a. Test (key EXT and EXT PCT)

This test, an NMI access to the CPU, checks the function of the input gate PIO port A, i.e. it is tested if the data are read. Furthermore, the function of the EPROMs are checked, i.e. if data are put out.

Troublefree function:

All keys are open (PA 6...PA 0 = 78 H), serial input in STOP condition (PA 7 = 1). All EPROMs supply data.

Display: AA-A0 last receive condition. In condition AA a program loop is running cyclically. It is possible to check oscillographically the CPU signals \overline{IOMQ} , \overline{NERQ} , $\overline{M1}$, \overline{RD} , \overline{WR} , and the decoder signals CS 0 ... CS 5.

Malfunctioning:

The key code of a faulty key is indicated or PA 7 is not in STOP condition or port A of the PIO does not work.

Display 01 indicates: EPROMs by switching further with key (01, 02 ...); the faulty EPROM does not appear on the display but any display as e.g. FF. Consider the departure from the correct sequence.

b. Test A4 RAM test

Results: FF, F1, F2

FF = troublefree, F1 = RAM 1 (D 4405) faulty,
F2 = RAM 2 (D 4406) faulty.

c. Test A5 ROM test

Results: FF, F1, F2, F3, F4

FF = troublefree, F1 ... F4 = faulty EPROM D 4408 ... D 4411.

Attention

Individual EPROMs must not be exchanged.

When a component - circuits D 4408, D 4409, D 4410, D 4411, (D 4412) - has proved itself to be faulty, the entire pc board control computer 1340.041-01454 is to be replaced.


6.2.6. Input-output logic

Test sequence:

- RESET and NMI generation
- RAM changeover
- Input-output gate addresses and assigned output signals
- RESET and NMI generation


unit switch ON/OFF, check voltage curve with double-beam oscillograph P5

+5 V and +18 V




When these conditions are not met — repair power supply in accordance with Section 6.1.


NMI and RESET



RESET pulse











NMI pulse



- U_{RAM} changeover

Unit switch	U _{RAM} to C 4408
ON	+5 V from power supply
OFF	+ (3.6 ... 4.1)V from support battery

- Input-output gate addresses and assigned output signals

Input	Output	Pulses to be checked	Output signals
Test	AA	$\overline{30H}$ at D 4302/12 	
Test A1	8 ... 8	$\overline{10H}$ at D 4302/14 $\overline{20H}$ at D 4302/13 	a1 ... g1 a2 ... g2 p1, p2 St0 ... St4 X 4301 2.)
Test A2 Key EXT	00	$\overline{30H}$ at D 4303/12 Oscillogram without synchronization U 2.5 V	
Test-A3	A3 00	$\overline{10H}$ at D 4302/14 $\overline{20H}$ at D 4302/13  $\overline{50H}$ at D 4302/10 	a1 ... g1 a2 ... g2 St0 X 4301 
Test A6	A6	$\overline{40H}$ at D 4302/11 	D0 ... D7 to X 4303/1...8 A0 ... A2 at X 4304/6,7,8 

1) of. Section 6.2.9. V24 interface/example 2

2) of. Sections 6.2.8. and 6.2.9.

6.2.7. Keyboard
Output signals.

Figure 12.

Taste	Hexa- code	847017								847027	FR
		PA6	PA5	PA4	PA3	PA2	PA1	PA0	IR	III	
EXT	00	U	U	U	U	0	0	0	1	1	} 3 ms
END	6d	1	1	U	1	1	0	1	1	1	
9	62	1	1	U	U	0	1	0	1	1	
4C	67	1	1	U	U	1	1	1	1	1	
DEL	76	1	1	1	U	1	1	0	1	1	
EXT FCT	20	0	1	0	0	0	0	0	0	1	
SCAN FCT	61	1	1	U	U	0	1	1	1	1	
SCAN	6C	1	1	U	1	1	0	0	1	1	
	64	1	1	U	U	1	0	0	1	1	
	66	1	1	U	U	1	1	0	1	1	
CALL 99	21	U	1	U	U	0	0	1	0	1	
CALL 90	22	U	1	U	U	0	1	0	1	1	
CALL	63	1	1	U	U	0	1	1	1	1	
END	73	1	1	1	U	0	1	1	1	1	
	65	1	1	U	U	1	0	1	1	1	
	30	U	1	1	U	0	0	0	1	1	
	31	U	1	1	U	0	0	1	1	1	
	32	U	1	1	U	0	1	0	1	1	
	33	U	1	1	U	0	1	1	1	1	
	34	U	1	1	U	1	0	0	1	1	
	35	U	1	1	U	1	0	1	1	1	
	36	U	1	1	U	1	1	0	1	1	
	37	U	1	1	U	1	1	1	1	1	
	38	U	1	1	U	0	0	0	1	1	
	39	U	1	1	U	0	0	1	1	1	
	2E	U	1	U	1	1	1	0	1	1	
	3b	U	1	1	1	0	1	1	1	1	
EXT EXT FCT	00	0	0	0	0	0	0	0	0	0	
	20	U	1	U	1	0	11	11	1	1	
	24	U	1	U	1	11	0	11	1	1	
keine Taste	70	1	1	1	1	0	0	0	1	1	

3 ms

0,5 ms

Für jede Taste kann der Code stattdessen erzeugt werden, wenn gleichzeitig die Taste EXT FCT gedrückt wird.
Code can be generated for each key if EXT FCT is pressed simultaneously


* wird verbleibt.

- Low/high levels


Static L/H levels are to be provided at the outputs by depressing the respective key. Checks should be performed according to the scheme below.

Outputs		Low		High	
		Key	Level	Key	Level
X 4701/8	\overline{TR}	"CALL 99"			
7	PA 0	"EXT" and "EXT FCT"	-0.5 V	"7"	>4.0 V
6	1				
5	2				
4	3				
3	4				
2	5				
1	6				
X 4702/6	\overline{TN}				

- Pulse generation




Key pulse



L/H level

Test point	L (V)	H (V)
X 4701/1 PA 6	< 0.5	> 4.5
7 PA 0	< 0.5	> 4.5
8 TR	< 0.5	> 3
X 4701/6 TN	< 2.6	> 3




- Pulse diagram for rotary pulse generator



6.2.8.

- Digital display

Voltage curve in test A1

Segment	Test point at X 4601	U	
a1 ... g1	A4, B3, B13; B12 A13, A3, B4	~3.4 V	
a2 ... g2	A1, A2, A11, A12 B11, B2, B1		
p1, p2 St0...St4	A5, B10 A8, B9, B7, A10 B8	~4.3 V	
LED EXT	A9	~4.3 V ~4.7 V	

- LED row

Voltage values

Position S 4001	U at input	Point	U at point 15	Lighting LED
Δ F x 1	0 V	04	2.7 V ₌	V 17
Δ F x 2				V 17
E γ	4.8 V ₌	19		V 17
U _{AF}	1.4 V~ (1 kHz)	03	4.7 V ₌ (1)	V 22

1) correction with R 4631

Check entire row with test A3 according to the Equipment documentation Section III/5,

S 4001 to E γ

0.2.3. Register and interface

- Register and interface matrix

The receiver setting is stored in the 12 register circuits D 4504 to D 4515 that form the register and interface being arranged as matrix (7 rows/8 columns). The rows are the addresses, the columns the data.

Assignment of the circuit function

A \ D	7	6	5	4	3	2	1	0
1	D 4505 100Hz				D 4504 10Hz			
2	D 4707 10 kHz				D 4506 1 kHz			
3	D 4509 1MHz				D 4508 100 kHz			
4					D 4510 10MHz			
5	D 4512 MOD				D 4511 B			
6	D 4514 SEL				D 4513 SEL			
7					D 4515 GC			

Example

Short-time reaction at $\Delta F \approx 1 \text{ kHz}$

Setting

73 B 12345.67

SEL 1

GC 4

A \ D	7	6	5	4	3	2	1	0
1	0	1	1	0	0	1	1	1
2	0	1	0	0	0	1	0	1
3	0	1	0	0	0	1	0	1
4	0	0	1	0	0	0	1	1
5	0	1	1	1	1	1	0	0
6	0	1	1	0			0	1
7						1	0	0

Note:

Data for B stored in inverted form. The letterings on the lines at the outputs of the register circuits correspond with this matrix.

48

Example: 3/5 means address 3/data bit 5, i.e. bit 2¹ of the 1-Hz digit of the frequency.

- The frequency data correspond with the decimal places in the 8-4-2-1 code. Output is performed via drivers D 4516 to D 4520. The output lines are marked in accordance with the decimal points. The levels are CMOS levels.

Example: Setting to 1.23 kHz

Frequency	x 1 kHz				x 100 Hz				x 10 Hz			
	d3	c3	b3	a3	d2	c2	b2	a2	d1	c1	b1	a1
Logic condition	0	0	0	1	0	0	1	0	0	0	1	1
X 4501	B20	B19	B18	B17	B24	B23	B22	B21	B28	B27	B26	B25

- The selector data are derived automatically from the frequency i.e. the interconnection is contained in the ROM test. The output lines go directly out from the store circuits; the voltages are CMOS levels. For MOD, B and GC the store data are decoded and logically connected. The output signals are generated via driver stages.

- Check of the register and interface outputs

Precondition: Input and display in order. Input signals A0...A2 at X 4503 and D0...D6 at X 4504 available, if not, check 40 H at input-output logic (cf. Section 6.2.6.).

Correct display does not indicate proper output of the register and interface.

Checking the outputs is performed with test A6

Setting

A6


(test 6)

With key switch digits 00 to 99 further one after the other; Check with this the logic conditions at the soldering side according to the table for register and interface test. (cf. Fig. 13) Observe the following:

X 4501/a 16 This point lies next to +18 V
Be cautious with test prod.

X 4505/B7 }
/B9 } Check of the logic conditions with pull-up
resistance 3.3 kohm to 10 kohm

X4505
B7, B9



X 4501/A 16 }
X 4505/B5 }
/B9 }

At these points, carry out an additional check of the short-time reaction at $\Delta F \approx 1$ kHz.

Table Display in testing procedure

	Measur. point	Register and interface test										Level 0/1
		00	11	22	33	44	55	66	77	88	99	
F	X4501/B3	0	0	1	1	0	0	1	1	0	0	Code 8421 corresponds to d o b a $\approx 0,8V / \approx 2,4V$
	B4	0	1	0	1	0	1	0	1	0	1	
	x 10 Hz { B25	0	1	0	1	0	1	0	1	0	1	
	B26	0	0	1	1	0	0	1	1	0	0	
	B27	0	0	0	0	1	1	1	1	0	0	
B28	0	0	0	0	0	0	0	0	1	1		
SEL	X4501/A26	0	1	0	1	0	1	0	1	0	1	$\approx 0,5V / \approx 4,5V$
	A27	0	0	1	1	0	0	1	1	0	0	
	A28	0	1	0	1	0	1	0	1	0	1	
	A29	0	0	1	1	0	0	1	1	0	0	
	B29	0	0	0	0	1	1	1	1	0	0	
MOD	X4501/A25	0	1	0	0	0	0	0	0	0	0	$\approx 0,2V / \approx 17,5V$
	A24	0	0	1	0	0	0	0	0	0	0	
	A23	0	0	0	1	0	1	0	0	0	0	
	A22	0	0	0	1	0	1	0	0	0	0	
	A21	0	0	0	0	1	0	1	0	0	0	
	A20	0	0	0	0	0	1	1	0	0	0	
	A19	0	0	0	0	0	0	0	1	1	0	
	A18	0	0	0	0	0	0	0	0	0	1	
	A17	0	0	0	0	0	0	0	1	1	1	
A16	0	0	0	0	0	0	0	0	1	1		
B	X4505/B1	0	1	0	1	0	1	0	1	0	1	$\approx 1V / \approx 6V$
	B2	0	0	1	1	0	0	1	1	0	0	
	B3	0	0	0	0	1	1	1	1	0	0	
	B4	0	0	0	0	0	0	0	0	0	1	
	B5	0	0	0	0	0	0	0	0	0	1	
GC	X4505/B7	0	1	0	1	0	1	1	1	1	1	$\approx 0,2V / \approx 3V$
	B8	1	0	0	1	1	1	1	1	1	0	
	B9	1	1	1	1	1	0	1	1	1	0	

Figure 13

11/11/83
 11/11/83
 11/11/83

- Short-time reactions

In case of frequency changes of ≈ 1 kHz the control computer supplies the output GC = 8 that initiates through the monostable flipflop (D 4523) a dynamic behaviour of lines FS 1/0, \downarrow and U_{block} . A short lighting up of V 4623 (right LED) presents in the LED row.

Setting 73 E 0.00

$dF \approx 1$ kHz

Test point	Line	Pulse	Condition
X 4501/A 16	FS 1/0		MOD 8 or 9
X 4505/B9	\downarrow		GC \neq 5
X 4505/B5	U_{block}		

$T = 125 \dots 155$ ms

- Receive blocking (cf. Equipment documentation, Section II/2.7.)

The blocking signal of $+ (3 \dots 15)$ V at X 0013/X 0014 and bandwidth B = 9 have the same effects:

Test point	Line	Logic condition	Level
X 4505/B4	5/3	1	≈ 1 V / ≈ 6 V
X 4505/B5	U_{block}	1	≈ 1 V / ≈ 6 V
X 4501/A16	FS 1/0	0	≈ 0.2 V / ≈ 12 V

- SCAN STOP

The control signal at X 0015/X 0016 acts via N 4501/8 and D 4501/4 on PB \emptyset .

Function	U_{\dots} at X 0015/X 0016	PB \emptyset at X 4502/6	Level 0/1
SCAN	-15 V ... +0.8 V 1)	1	≈ 4.5 V
SCAN STOP	+3 V .. +15 V	0	≈ 0.5 V

1) Control signal -15 V ... +8 V is equivalent to 'sockets open'.

5/1

Precondition: Function of the signal path in order.

Setting 1 16 E 0.00 GC 1
 Set f_{AF} to 1 kHz with A1 \approx
 Set U_{AF} to 0 dB_m (0.77 V) at X 1020/A - B with \approx
 Frequency F = 1.50 kHz
 Check if $U_{AF} \approx -12$ dBm

Setting 2 48 E 1.00 GC 1
 U_{AF} to 0 dBm as above
 Frequency F = 2.50 kHz
 Check if $U_{AF} \approx -3$ dBm
 If U_{AF} is not adjustable or in case of distortions, check level with setting 1:
 Incoming AF voltage at X 4505/A 13 ~ 0 dBm (0.77 V)
 outgoing AF voltage at X 4505/B 13 ~ -12 dBm (0.2 V)

Checking and balancing the control voltage linearization

Precondition: Function of the signal path in order.
 Do not unscrew front panel of the plug-in; balancing elements are accessible from above (cf. Figure 9). Balancing requires feeding of a defined aerial signal with calibration level. Use aerial socket X 0001 at the casing rear; $Z = 75$ ohm. The voltages to be supplied are emf ratings.

Setting 47 E 4500.00 GC 1, SEL 0

Frequency setting on test oscillator 4501.00 kHz
 Make use of A3, perform balancing according to the table below:

Aerial emf	Number	Balancing element	Remarks
30 dB (μ V) \approx 32 μ V	15	R 45 145	} alternating until residual error = 0
90 dB (μ V) \approx 32 mV	45	R 45 146	
10 dB (μ V) \approx 3.2 μ V	05	R 45 148	
120 dB (μ V) \approx 1 V	60	R 45 147	

Check by repetition


In balanced condition, the display fault amounts in digits to ± 2 , i.e. to ± 4 dB (μ V).

- V-24 interface

Lines

- 101 Protective earth
- 102 System earth
- 103 Transmitting data to data transmission equipment (DUE)
- 104 Receiving data from DUE
- 105 Request to transmit to DUE
- 106 Ready for transmission from DUE

. Schematic circuit diagram




Setting test A2

Double-beam oscillograph

B channel at line 1/103, X 0005/E - A, B (\perp) } A channel
 A channel at line 1/105, X 0005/C - A, B (\perp) } synchronizes
 B channel


Oscillograph pulse curve

Example 1 Key 1 , 31 H



If no double-beam oscillograph available, select key EXT , 00 H. Oscillograph lines 1/103 and 1/105 separately.

Example 2 Key EXT , 00 H




If no pulses can be detected, trace the signal back up to X 4501

Line 1/103 X 4501/A2, line 1/105 X 4501/A 4

6.3. Frequency processing


6.3.1. Troubleshooting sequence

The test programs for troubleshooting are given in the following in accordance with the principle of frequency processing. Each program starts with indication of the fault, e.g.




that means that frequency f2/100 is wrong, the 1-kHz signal correct.

After that, different test measurements are carried out which are indicated as abridged questions, e.g.




that means that the voltage or the voltage curve Uf2/ are available as represented in the General diagram.

The measurements indicate which component is to be checked. The required test program or test instructions are given, e.g. PLL2



For each test program the measuring points are given in the opposite diagrams.


The test program is terminated with the information that the component to be tested is troublefree, e.g.



Vierzigste
Fälligung
i. wird verfertigt

6.3.2. Frequency processing - outline.



1 Programm für die Fehlersuche



1 Schritt = Frequenz für den
 am nächsten liegt, wenn die
 Frequenzwerte (100 kHz) sind.

2 Vereinfachter Übersichtsschaltplan - Frequenzen und Pegel

2.1 Frequenzabstimmung 1



2.2 Frequenzabstimmung - Überdruck





Figure 14
Frequency processing 1 1340.041-01211

6.3.3. Phase-lock loop 1 (PLL1)

7 Prüfprogramm PLL1




f1	700	700	700
f3	630000	630000	630000
Δf1	100	230	230
M	6	10	230

Bereich	f1 in kHz	x y z
10	00	1 0 1
16	20	1 0 0
2	100	0 1 0

8.0.0.0.0.1

12 Blockschaltbild PLL1



21 Synchronisierter Zustand

22 Phasenregelkreis 1 (PLL1)

130

(1) synchronisierter Zustand







Figure 15
Positions of test points PLL1

6.3.4. Oscillator 1

2) Arbeitsweise des Frequenzdiskriminators




3) Impulschema des Frequenzdiskriminators



Oszillator 1

7) Kontrolle des Frequenzdiskriminators (Frequenzhilfe)

3 C1, 302, 303, V10, V11, u. V12
 Brücke 09...10 öffnen
 Brücke 11...12 öffnen
 an 12 ca. +3 V anlegen (C15 hat Zündspule Spannung)



Kontrolle des Verstärkers N02
 Brücke 09...10 öffnen
 Brücke 11...12 öffnen
 mit 2225 erarbeiten

Abgleich der Oszillatordfrequenz
 Form 2225, V2125, V2125 oder V2125 verwendet werden. Ist ein
 Abgleich der Oszillatordfrequenz notwendig, der Abgleich erfolgt im Bereich 1
 mit C24 und im Bereich 2 mit C34 durch Wechseln der Kondensatoren.
 Abgleichbedingungen (mit Abgleich-Kappe gemessen):
 Frequenz-Einstellung U_g an Zkt. 11: P. 8, 2, 3 WOH
 2,7...2,9 V - U (1.)
 < 14 V
 Synchronisiert ?
 U (1.) - 0,2 V
 9...11 V

Abgleich des Frequenzdiskriminators
 Einstellen mit R2125
 U_p 7...10 V an Zkt. 15...18 bei f_e 20 000 GHz
 Oszillogramm an C2108 und R2117 beschalten!

Test sequence

No output voltage f1

1. UC45 or UC47
2. U 1 (15...18)
3. J81 (12)
4. Does oscillator work?

Control circuit does not synchronize (06)

1. Operating voltages
2. 50 kHz (ref) (05)
3. $\Delta F1/2N1$ (07)
4. U f 4 (15...18)
5. U81 (12)
6. Open bridge 11...12, apply approx. +8 V dc to 12, synchronize with frequency switch '10 MHz' and '1 MHz'
7. Check capture aid and N 02
8. Balance phase discriminator

Check of the frequency discriminator (capture aid)

D01, D02, D03, V10, V11 and V12

Open bridge 09 ... 10

Open bridge 11 ... 12

Apply approx. +8 V dc to 12 (suitable voltage applied to C1E)

f _e	f ₁ /N ₁	D03		09
		Pin 9	Pin 5	
10 000 00	> 50 kHz			< 1 V
30 000 00	< 50 kHz			> 14 V

Check of the amplifier N 02

Open bridge 09 ... 10

Open bridge 11 ... 12

Adjust with R 2125

$U_{\text{pin 4}} \gg U_{\text{pin 5}} \longrightarrow U(11) < 2 \text{ V}$

$U_{\text{pin 4}} \gg U_{\text{pin 5}} \longrightarrow U(11) > 13 \text{ V}$

Balancing the oscillator frequency

After replacing V 2125, V 2126, V 2128 or V 2129 the oscillators have to be balanced. Balancing is performed in range 1 with C24 and in range 2 with C34 by exchanging the capacitors.

Balancing conditions (had measurement been performed with screening cap?)

Frequency setting	U_S at point 11 P 8, R ₁ 3 Mohm
1. 10 000 00	2.7 ... 2.9 V = U (1.)
2. 30 000 00	< 14 V
3. 31 000 00	synchronized ?
4. 00 000 00	U (1.) - 0.2 V.
5. 09 999 99	9 ... 11 V

Balancing the phase discriminator

Setting with R 2125

$U_{\varphi} = 7 \dots 10 \text{ V}$ at point 15 ... 18 at $f_E = 20 000 00$

Observe oscillogram at C 2108 and R 2111

Weiterempfehlung
 Freigabe: 1988
 e wird verbleibt

7 Prüfung des Einstellbaren Frequenzteilers 1

-Rücksetzeinheit (3:1-Teilung)

- Züchen 2-3 offen
- 4-5 verbunden
- 6-7 offen
- 8-9 verbunden

Teil an 0/15
R1A an 0/5
R1B an 2

-Zähler

- U1: 200
- Züchen 2-3 offen
- 4-5 offen
- 6-7 offen
- 8-9 verbunden

U1: 50 mV

-Frequenzinstellung

- Züchen 2-3 offen
- 4-5 offen
- 6-7 verbunden
- 8-9 verbunden

U1: 50 mV

-Einstellbare Frequenzteilung

- Züchen 2-13 verbunden
- 14-15 verbunden
- 16-17 verbunden


U1: 50 mV

3 für die Frequenz kann man am Eingang (Punkt 11) ein Signal mit einem Pegel von 50 mV aus einem externen Generator (P4) einspeisen


Einstellbarer Frequenzteiler 1

- Eingangsfrequenz $\Delta f1 = 0,5 + 2 \dots 255 \text{ kHz}$
- Ausgangsfrequenz $\Delta f1/n1 = 50 \text{ kHz}$ im niedrigsten Zustand von P11
- Teilerfaktor $2N1 = 2 \cdot (6 + n1)$
- Zählentlang $n1 = 00 \dots 255$ Zifferwahl an 8-4-2-1-Code
- Zählende $n1 = 98$
- Zählung nächst, an 8-4-2-1-Code

11 Blockschaltbild



Impulsdiagramme für 2 Sekunde



12

Frequenzteiler 1

2

3

5

7

8

Level balancing! Accomplish the following adjustments:

- With L 04 70-MHz voltage at 17 to minimum
- With L 02 70-MHz voltage at 17 to maximum
- With R 37 70-MHz voltage at 26
- With R 28 70-MHz voltage at 17

Frequency balancing


Balance $f = 70$ MHz with L 03, $\Delta f < \pm 150$ Hz.

6.3.6.2. f_3 oscillator

Level balancing f_3 :

Set 03 to ~ 50 mV/50 ohm with R 02 (tapping on the coil decoupling loop of L 01).

Frequency balancing f_3 :



Open bridge 38/39.

Apply positive voltage via opposite voltage divider to 38.

In position A (10 V dc) $f_3 > 69.7$ MHz; in position B (4 V dc)

$f_3 = 69.6$ MHz. If this cannot be reached, change C 04. Increasing C 04 causes decrease of frequency.

6.3.6.3. Phase discriminator

Image wave test:

$f_3 = 70$ MHz -- point 9/D02 = $U_{39} < 2$ V dc

Capture test:

$f_2/100 = 350$ kHz at 33

$f_3 = 69.650$ MHz -- wide negative pulses at point 5/D-02

-- $U_{39} > 13$ V dc

$f_3 > 69.650$ MHz -- wide negative pulses at point 9/D-02

-- $U_{39} < 2$ V dc

(The narrow negative pulses presenting at point 9/D-02 or 5/D-02 - approx. 50 ns - are only visible with appropriate setting of the oscillograph.)


Phase discriminator:

Close bridge 38/39.



PLL synchronized ($U_{39} = +4 \dots +11$ V).

In case of triggering with $f_2/100$ the oscillograph supplies a stationary pattern of P30 and P54.


1) 4-Oszillator und Verstärker




2) Phasenschieber



Frequenzgleich Pegelgleich



Oszillator 3






Figure 16 Frequency processing 2 and F1 - Demodulator 1340.041-01221

6.3.7. Phase-lock loop 2 (PLL 2)




Figure 17

Position of test points PLL 2
 19910-190.0A01

6.3.8. Oszillator 2


2 2 2 0 5 1 2 2 2

Koordinate Ausgangsspannung, Hz

1.	-12 V	C09
2.	-9 V	C29
3.	U72	(10)
4.	U52	(12)

Reglerrolle synchronisierfortschritt (1)

1. Betriebsspannungen
2. 1 kHz (R02)
3. 12/12
4. U72
5. U52
6. Betrieb 11...12 Betrieb, an 12 und 10 Verschiebung, mit Frequenzänderung v 10 kHz u. = 1 kHz synchronisierfortschritt
7. Frequenz und Netz Überprüfen
8. Abgleich Frequenzänderungen



No output voltage f2

- 1. -12 V 030
- 2. -9 V 029
- 3. U 2 (10)
- 4. US2 (12)

1

1. Operating voltages

- 2. 1 kHz (ref) (01)
- 3. f2/N2 (03)
- 4. U 2 (10)
- 5. U_g2 (12)

6. Open bridge 11...12, apply approx. +8 V dc to 12, synchronize with frequency switch '10 kHz' and '1 kHz'

7. Check capture aid and N 02

8. Balance phase discriminator

unter Eigentum
Hilfsmittel oder
wird verbleibt

03

6.4.1.9. Kontrolle "Regelgleichlauf / Kanal A und B"
Automatikregelung"

- EKD: F 4 500.00 kHz, MOD 6, B 6, SEL 0, GC 1,
 df 2.00 kHz
- auf jeweils 1000 Hz-Ton im Kanal A bzw. B abstimmen.
- P4-EMK = 2 μ V ... 200 mV in 20 dB-Schritten schalten.
- Meßwert P3 (A) bzw. (B) = -3,5 dBm ... 3,5 dBm,
maximale Pegeldifferenz zwischen (A) und (B) = \pm 2 dB

6.4.1.10. Einstellen "Regelersatz Regelglied 1" (Mischer 1)


- HF-Generator P4 an Empfängereingang X 3004 (Y),
f = 4501 kHz, EMK = 100 μ V.
- ZF2 - Übergabepegel an X 3001 mit Millivoltmeter P3 messen
(über BNC-T-Stück -- Zubehör),
- EKD: F 4 500.00 kHz, MOD 4, B 7, SEL 0, GC 5,
 \approx ∇ mit P4 auf ca. 1000 Hz-Ton im Kanal A abstimmen.
- ZF2 - Übergabepegel - Sollwert: 5.5 \pm 0,5 mV.
- Auf GC 1 umschalten.
Mit R 3836 auf - 12 dB unter den bei GC 5 \approx ∇ von P3
angezeigten Pegelwert einstellen.

6.4.1.11. Einstellen "Trigger - Regelverstärker"



- HF-Generator P4 an Empfängereingang X 3004 (Y)
f_E 4 500.00 kHz, EMK = 1 μ V
- EKD: F 4 500.00 kHz, MOD 4, B 7, SEL 0, GC 2,
Mit P4 auf ca. 1000 Hz-Ton im Kanal A abstimmen
- mit Digital-Voltmeter P9 Kollektorspannung an V 3826 messen
und R 3813 so einstellen, daß U_C = V 3826 auf ca. +18 V
springt und diesen Wert beibehält.
- Zur Kontrolle: P4-EMK von 30 μ V in 10 dB-Schritten schalten.
U_C = V 3826 muß kurzzeitig < 1,5 V werden und wieder auf
ca. +18 V ansteigen.

6.3.9. Frequency divider 2


1 Prüfprogramm Frequenzteiler 2



7 Prinzip des 5:1 - Teilers




8 Verstärker A, B, C-Schaltung und HF-Regel




1 Prüfung des Einstellbaren Frequenzteilers 2

Rücksetzeinheit (3:1-Teilung)



- Brücken 16-17 verbunden
- 18-19 offen
- 21-22 verbunden
- 18-17 verbunden
- 20 Hz - Schalter auf "1"
- Uf2 = 50 mV⁻
- Zähler A/5 = 40.000



- Brücken 16-17 verbunden
- 18-19 offen
- 21-22 verbunden
- Uf2 = 50 mV⁻
- Frequenzeinstellung

10 Einstellbarer Frequenzteiler 2

- Eingangsfrequenz f2 = 40.000 - (0.000 ... 999) Hz
- Ausgangsfrequenz f2/N2 = 1kHz, im Synchronisations Zustand von PLL
- Teilerfaktor N2 = 40.000 - f12
- Zählerwert N2 = 9999, Ziffernwort im 8+2+1+1-Code
- Zählerzeit N2 = 40.000
- Zählung • 40 kHz, 1MHz und 100 Hz - Dekade im 8+2+1+1-Code
- 10 Hz - Dekade und 2 Bit - Errechner siehe Erklärer

11 10 Hz - Dekade



0	1	2	3	4	5	6	7	8	9
0	1	2	3	4	5	6	7	8	9
0	1	2	3	4	5	6	7	8	9
0	1	2	3	4	5	6	7	8	9
0	1	2	3	4	5	6	7	8	9

12 d1 wird umschaltet


13 2 Bit - Errechner

0	1	2	3	4	5	6	7	8	9
0	1	2	3	4	5	6	7	8	9
0	1	2	3	4	5	6	7	8	9
0	1	2	3	4	5	6	7	8	9
0	1	2	3	4	5	6	7	8	9

14 Blockschaltbild




Impulsdiagramm




2

Rücksetzeinheit




- Brücken 16-17 verbunden
- 18-19 offen
- 21-22 verbunden
- 18-17 verbunden
- 20 Hz - Schalter auf "1"
- Uf2 = 50 mV⁻
- Zähler A/5 = 40.000




- Brücken 16-17 verbunden
- 18-19 offen
- 21-22 verbunden
- Uf2 = 50 mV⁻
- Frequenzeinstellung

1 Einstellbarer Frequenzteiler 2

1 Einstellbare Frequenzteilung




- Brücken 16-17 verbunden
- 18-19 offen
- 21-22 verbunden
- Uf2 = 50 mV⁻
- Frequenzeinstellung




- Brücken 16-17 verbunden
- 18-19 offen
- 21-22 verbunden
- Uf2 = 50 mV⁻
- Frequenzeinstellung

3

Rücksetzeinheit



- Brücken 16-17 verbunden
- 18-19 offen
- 21-22 verbunden
- Uf2 = 50 mV⁻
- Frequenzeinstellung



- Brücken 16-17 verbunden
- 18-19 offen
- 21-22 verbunden
- Uf2 = 50 mV⁻
- Frequenzeinstellung

3 Für die Frequenz kann man an Punkt 11 ein Signal mit einem Pegel von ca. 50 mV⁻ und einer Frequenz < 40 kHz empfangen (P4).

6.4. Signal path (reference: Ladder 'C' and A Frequency)

6.4.1. Check or correction of levelling

Open cassette lid (complementation side) of cassettes

'signal path 1' and 'signal path 2' and fasten outer cassettes in hinged position with cassette support (contained in the accessories).

6.4.1.1. Basic amplification 'signal path 1'

- RF generator (P4) to receiver input X 3004 (Y)

$f_p = 4\ 500\ \text{kHz}$, emf = 1 mV

- RF millivoltmeter P2 (150-mV range) via BNC-T-piece (accessories) at X 3002 (IF2 = 200 kHz)

- EKD: 4 500.00 kHz, 4, 5, 0, 5 $\approx \gamma$

- Tune with P4 to zero beat (required forward centre)

Test value P2: 50 to 60 mV

Correction: 'coarse' with R 3434 } when holding the control volume
'fine' with R 3409 } for 'signal path 1': 60 +2 dB
-1

6.4.1.2. Control volume 'signal path 1'

- Actual value from point 6.4.1.1. (test value P2) is the reference value

- $\approx \gamma$

- P4 - emf = 1 V

- Test value P2: Actual value from point 6.4.1.1. $\frac{+1}{-2}$ dB

- Correction: with R 3409

6.4.1.3. Mixer - symmetry

- receiver input X 3004 (Y) not connected

- P2 (500-mV range) to X 3002 (IF2 = 200 kHz) via BNC-T-piece (accessories)

- EKD: 0.00 kHz, 4, 5, 0, 5 $\approx \gamma$

- Test value P2 \approx 200 mV

Correction (minimization): with C 3336 (balancing capacity)

Channel A and B, manual control)

- RF generator P4 to X 0001 (casing) and via connection cable to X 3004 (plug-in).

$$f_E = 4\ 500\ \text{kHz},\ \text{emf} = 1\ \mu\text{V}$$

- AF millivoltmeter P3 and load resistance 600 ohm in parallel to line output A (25) and B (26)

- EKD: F 4 500.00 kHz, MOD 6, B 7, SEL 0, GC 5 $\approx \gamma$
 dp 2.00 kHz

- Tune with P4 to approx. 1000-Hz tone in channel B, test value P3 (B): +1 dBm, correction with R 3617 *

- Set 1000-Hz tone with rotary button (2.00-kHz step) in channel A, test value P3 (A): +1 dBm, correction with R 3855 *)
maximum level fault: 0.5 dB.

6.4.1.5. Levelling 'A3E'

- RF generator P4 to receiver input X 3004 (Y)

$$f_E = 4\ 500\ \text{kHz},\ \text{emf} = 5\ \mu\text{V},\ m = 0.5\ f_{\text{mod}} = 1\ \text{kHz}$$

- AF millivoltmeter P3 in parallel to 600-ohm load resistance at AF line output A (25)

- EKD: F 4 500.00 kHz, MOD 2, B 6, SEL 0, GC 1

- Tune with P4 1000-Hz tone in channel A to minimum noise

- Balance test value P3 (A) = -1 dBm by means of R 3847 *)

6.4.1.6. Changing AF line levels (max +6 dBm)

A change of the AF line levels (up to max +6 dBm) is to be carried out with

Channel A: for A3E with R 3847

for A1A, J3E, B8E (+SB) with R 3855 (Demod. and AF)

Channel B: for B8E (-SB) with R 3617 (IF 2/B)

Cf. also Sections 6.4.1.4. and 6.4.1.5.

6.4.1.7. Balancing 'control synchronism/channel A and B, man. con

- RF generator P4, emf = 20 μV

- EKD: F 4 500.00 kHz, MOD 6, B 6, SEL 0, GC 5

- Tune to 1000-Hz tone in channel A or B

- Adjust test value P3 (B) = 0 dBm with $\approx \gamma$

- Adjust test value P3 (A) = 0 dBm \pm 0.5 dB with R 3734

- Switch P4-- emf = 2 μV in 20-dB steps and set test value P3 (B) = 0 dBm with $\approx \gamma$

- Maximum level difference between (A) and (B): \leq 1.5 dB

*) For increased AF output level (e.g. + 6 dBm) balance to a value being 6 dB higher

4.1.8. Balancing 'automatic control/channel A and B'

RF generator P4, emf = 200 mV
 EKD: F 4 500.00 kHz, MOD 6, B 7, SEL 0, GC 1, df 2.00 kHz. Tune with P4 to approx. 1000-Hz tone in channel B, set measuring value P3 (B) = +2 dBm with R 3616
 Set 1000-Hz tone with rotary button \approx (2.00-kHz step) in channel A
 Set test value P3 (A) = +2 dBm with R 3801, max. level fault: 0.5 dB
 P4-emf = 2 μ V, test values P3 (A) or (B) = -2 dBm ... 0 dBm

4.1.9. Check 'control synchronism/channel A and B, automatic control'

EKD: F 4 500.00 kHz, MOD 6, B 6, SEL 0, GC 1, df 2.00 kHz
 Tune to 1000-Hz tone in channel A or B
 Switch P4 - emf = 2 μ V ... 200 mV in 20-dB steps
 test values P3 (A) or (B) = -3.5 dBm ... 3.5 dBm,
 maximum level difference between (A) and (B): \leq 2 dB


4.1.10. Adjustment 'control start/control element 1' (mixer 1)

RF generator P4 to receiver input X 3004 (Y), f = 4501 kHz,
 emf = 100 μ V
 IF 2 - interposition level on X 3001 to be measured with millivoltmeter P3 (via BNC-T-element - accessories).
 EKD: F 4 500.00 kHz, MOD 4, B 7, SEL 0, GC 5,
 Tune \approx with P4 to approx. 1000 Hz-tone in channel A
 IF 2 - interposition level - rated value : 5.5 \pm 0.5 mV
 Switch over to GC 1
 Adjust to a value -12 dB below the one read by P3 for GC 5 \approx with R 3836.

4.1.11. Adjustment 'trigger - control amplifier'

RF generator P4 at receiver input X 3004 (Y)
 f = 4 500.00 kHz, emf = 1 μ V
 EKD: F 4 500.00 kHz, MOD 4, B 7, SEL 0, GC 2
 Tune with P4 to approx. 1000-Hz tone in channel A
 Measure with digital voltmeter P9 collector voltage at V 3826 and adjust R 3813 such that $U_C = V 3826$ jumps to approx. +18 V and maintains this value.
 For checking: Switch P4 - emf from 30 μ V to 1 μ V in 10-dB steps. U_C shall decrease for a short time to < 1.5 V and increase then again to approx. +18 V.


The following section provides hints on troubleshooting in the cassette 'signal path 1'.
 For this purpose, the plug-in is to be connected outside the casing via adapter cable (30- and 8-core cable, contained in the accessories).
 For fault localization: : dismount cassette lid (complementation side)
 . perform level check according to the figure



86-033a

Figure 18
 Signal path 1 1340.041-01311

6.4.2.1.1. - Selectivity characteristics 'preselector 1'
 (Switchable suboctave filter 1.5 MHz to 24 MHz in 12 subranges)



	Pass range (≤ 2 dB) $f_A \dots f_E$ (MHz)	Blocking range (mean value ≤ 20 dB)		Balancing frequency	Balancing elements
		$\leq 0.5 \cdot f_E$ (MHz)	$\leq 2 \cdot f_A$ (MHz)		
III 1	1.5 ... 2	≤ 1	≤ 3	-	-
III 2	2 ... 2.5	≤ 1.25	≤ 4	2.25 MHz	L3101, L3102
III 3	2.5 ... 3	≤ 1.5	≤ 5	-	-
IV 1	3 ... 4	≤ 2	≤ 6	-	-
IV 2	4 ... 5	≤ 2.5	≤ 8	4.5 MHz	L3103, L3104
IV 3	5 ... 6	≤ 3	≤ 10	-	-
V 1	6 ... 8	≤ 4	≤ 12	-	-
V 2	8 ... 10	≤ 5	≤ 16	9 MHz	L3105, L3106
V 3	10 ... 12	≤ 6	≤ 20	-	-
VI 1	12 ... 16	≤ 8	≤ 24	-	-
VI 2	16 ... 20	≤ 10	≤ 32	18 MHz	L3107, L3108
VI 3	20 ... 24	≤ 12	≤ 40	-	-

Each subrange ends at $f_E - 10$ Hz

- For all measurements $Z_E = Z_A = 75$ ohm
- Balancing with broad-band wobble measuring set-up (P7)* between cassette input X 3004 and preselector 2 output P 3205.

*) When balancing with RF generator (P4), attenuate the coil that is not to be balanced with a 300-ohm resistance.

- For balancing: Remove connection to mixer 1 (P 3205 \rightarrow P 3301) at P 3205: 75-ohm resistance \rightarrow \perp

unter Erhalten
 Wahrung der
 wird verfolgt.

For switching on the subrange to be balanced:

EKD: for range III 2: F 2250.00, SEL 1
range IV 2: " 4500.00, " 1
range V 2: " 9000.00, " 1
range VI 2: " 18000.00, " 1

- Coil balancing according to set-point value-selectivity characteristics

Adjust with strap to insertion loss of ≈ 2.5 dB at the pass-range limits f_A and f_E with adherence to the selection ratings at $0.5 \cdot f_E$ and $2 \cdot f_A$.

- In the other subranges (III 1 ... VI 1 and III 3 ... VI 3):
Check insertion loss ≤ 3 dB and selection ratings according to 6.4.2.1.1.

84


Range I LP \approx 1.5 MHz

Balancing elements

L 3214

L 3215

L 3216



Range II HP \approx 1.5 MHz LP \approx 30 MHz

LP \approx 30 MHz

Balancing elements

L 3217

L 3218


L 3219

Balancing elements

L 3211

L 3212

L 3213



Range VII HP \approx 24 MHz LP \approx 30 MHz

LP \approx 30 MHz

Balancing elements

L 3220


L 3221

Balancing elements

L 3211

L 3212

L 3213



- For all measurements $Z_E = Z_A = 75 \text{ ohm}$
- Balancing with broad-band wobble measuring set-up (P7) between:
 - causette input X 3004 and preselector 2 - output P 3205
- When balancing: Remove connection to mixer 1 (P 3205 \rightarrow P 3301) at P 3205: 75-ohm resistance $\rightarrow \perp$
- For balancing the respective preselection range the following operation of the receiver is required:

For range: I	:	EKD:	<input type="checkbox"/> F	250.00 kHz,	<input type="checkbox"/> SEL 1
"	II	:	EKD:	"	4500.00 kHz, " 0
"	VII	:	EKD:	"	26000.00 kHz, " 1

6.4.3. Signal path 2 1340.041-01321

The following section supplies hints on troubleshooting in the cassette 'signal path 2'.

For this purpose, the plug-in is to be connected outside the casing via adapter cable (30-and 8-core cable, contained in the accessories).

For fault localization:

- . Dismount cassette lid (complementation side)
- . Apply input signal from NF generator (P4) to X 3051 (input socket for signal path 2)
- . Load line output A (25) and line output B (26) at one end — 1 and with R = 600 ohm to avoid interferences
- . Perform level check acc. to figure 19 or 20.




Figure 19
Signal path 2 1340.041-01321


86-0340

Pegelkontrollen bzw. Pegelkorrektur


	HP-Generator (74)		Sendeleist.	Bandbreite	Verst. Regelung	Prüfung	Prüfpunkt	Messwerte	
	f	U _e						U _{best.}	U _{max.}
OC 5 U _{ZP2} -Verst. U _{f₂} -Verst. U _{f₂} -Kont.	-	-	MOD 1	B 6	OC 5	Kontrolle U _{best.} U _{max.} I 3701 Max.	X 3801 /B11	199 mV	U _{best.} U _{max.} 0,75 V 0,3 V
	199 kHz	55 μV	-	-	OC 5	I 3701 Max.	ZP2 - Ausgang (27)	200 mV	> 100 mV
	200 kHz	10 μV	MOD 3	-	-	T 3701 Max.	ZP2/B P 3605 - 1	200 mV	> 30 mV Leuchtbild
Drehoszillator (U _{f₂} , f ₂)	-	-	MOD 1	beliebig ausw.	-	Kontrolle	X 3801 /B2	199,8 kHz 199,5 kHz	110...160 mV
	200 kHz	-	MOD 3		Kontrolle f und U _e	-	-	200,00 kHz	120...170 mV
	-	-	MOD 4		-	-	-	200,00 kHz	-
Regelung/323 UR/1A1	-	-	MOD 5	-	-	-	-	-	-
	Regelung/323	55 mV	MOD 4	B 16	OC 5	R 3875 einstellen	NP-Lage-Ausg.	1 kHz	0 dB
	Regelstell- wert (Autocomplik)	110 μV	-	-	OC 1	R 3801 einstellen Kontrolle f, U _e	-	1 kHz	-1 dB
	Regelstwert U ₀₁	25 mV	-	-	-	R 3836 einstellen	-	1 kHz	-1,2 dB
	Pegelung/433 U _{MF} (A)	1,5 mV	-	-	-	R 3847 einstellen	X 3801 /B10 NP-Lage-Ausg. A	1 kHz	12,5 V
	Abbrück- stärker	1 mV	MOD 2	-	-	-	-	1 kHz	-1 dB
Pegelung/368 U _{MF} (B)	201 kHz	1,5 mV	MOD 4	-	OC 5	Kontrolle □ est.	-	1 kHz	± 2 V _{max} B Obs
	201 kHz	55 μV	MOD 6	B 7	OC 5	I 3601 Max. R 3617 einstellen	NP-Lage-Ausg. B	1 kHz	0 dB

Figure 20



0 wird vertrieben

Main characteristics are values and frequency response of the output voltage U_A as well as the function of the LED V 4602 

Test and troubleshooting are accomplished in the sequence "Value of the output voltage" - "Frequency of the output voltage".

The tables (figure 21, 22) show, in dependence on the class of emission (MOD) selected, the voltage U of the functional groups or the voltages and frequencies at the inputs U_E, f_E and at the output $U_A, f_A (\hat{=} f_{U3})$ as well as the function of the LED V 4602 

6.4.3.1.1. Output voltage and control voltage generator

The maximum balancing L 3503 is performed at A1A (very flat maximum) or at F  alternating with F  to the equal value of U_A . The crystal oscillator is amplitude-controlled via T 3514.

6.4.3.1.2. Crystal oscillator

The crystal-stabilized oscillator is tuned at its frequency by means of the parallel circuit L 3501-C 3521, C 3530 and the capacity diode V 3529.

The frequency range is balanced at A1A with C 3530 (coarse) and L 3501 (fine) to $f_A = 198.8$ kHz with 0 V at X 3501/B7 and $f_A = 199.5$ kHz with 9.5 V at X 3501/B7.

Access to the balancing core of L 3501 is provided after dissoldering of the metal tip in the cap centre. After accomplishing balancing work the coil is to be covered again with the metal tip.

6.4.3.1.3. Store and switch

The switch is actuated by the trigger.

Class of emission R3E, $U_E = 200$ mV, $f_E = 200$ kHz $\pm \Delta f_E$.

The switch is closed as V 3523 and V 3526 are blocking and V 3508 or V 3509 cause opening - depending on the potential difference - between emitter and collector thus closing the phase control loop

$$\Delta f_A = \Delta f_E.$$

20

Class of emission R3E, $U_E = 50 \text{ mV}$, $f_E = 200 \text{ kHz} \pm \Delta f_E$.

The switch is open because V 3508 and V 3509 are blocking via V 3521.
The phase control loop is open, Δf_A is independent of Δf_E , f_A is nearly constant and changes with -3 Hz/min (discharge of store capacitor C 3518).

In case f_A is dependant on f_E : check V 3523, V 3526, V 3508, and V 3509.

When change of f_A too large: replace T 3508, T 3509, T 3510, T 3525, C 3518 in this sequence.

Attention! V 3510 is a MOS transistor. When changing V 3510 or any components which are fed to its transistor terminals these are to be shortened.

In the class of emission J3E, $U_E = 200 \text{ mV}$, $f_E = 200.000 \text{ kHz}$ the operating condition R3E is equal to $U_E = 200 \text{ mV}$, $f_E = 200.000 \text{ kHz}$. The inverse voltages for V 3523 and V 3526 are firmly switched on via V 3540.

6.4.3.1.4. Phase detector

Direct voltage to N 3501/8 at $U_E = 0$: approx. 6 V.

With the control loop closed the voltage at N 3501/8 varies irregularly by approx. $\pm 10 \%$ (phase jumps of f_A).

6.4.3.1.5. Voltage path 200.000 kHz

Characteristic of the voltage path: V3501/B3-R3506-V3516-R3503-N3501/14

6.4.3.1.6. Voltage path 200 kHz + Δf_E

Characteristic of the voltage path: V3501-R3508-V3518-C3505-R3503-N3501/14

6.4.3.1.7. Amplifier and trigger

Gate D 3504/9, 10, 11, 8 is included in the amplifier. E 3520 causes slow recharging of C 3517 after having applied the input voltage and with this the delayed response of the trigger (0.5 s). $U_E \cong 200 \text{ V}$
V 3504C 15.5 V \rightarrow 5 V; V 3503E 3.5 V \rightarrow 13.5 V.

V 3521 provokes quick recharging of C 3517 after disconnection of the input voltage and thus immediate response of the trigger.

6.4.3.1.8. Divider 200 kHz/1.905 kHz

Divider ratio 1:105.

In the classes of emission F the divider is put into operation via K input D 3503/10 by applying 2.7 V. The divider consists of the counter components D 3501 and D 3502 as well as of the decoding circuit D 3504 (2 gates) and D 3503 for releasing a reset pulse. Every 103rd pulse at D 3501/14 causes that H potential is applied to the J inputs of D 3503. Thus, the 104th pulse can release a reset pulse at the Q output. This pulse is terminated with the trailing edge of the 105th pulse.

6.4.3.1.9. Mixer 200 kHz \pm 1.905 kHz

The summation and difference frequencies are available opposite in phase at the outputs N 3502/12 and N 3502/13.

Input voltages: N 3502/6.14 approx. 2 V; N 3502/7.9 approx. 3.6 V.

A summation voltage of approx. 400 mV is applied to N 3502/12, 13 (both input- and mixed frequencies).

6.4.3.1.10. Crystal filter 201.905 kHz and 198.095 kHz

Both crystal filters are bridge filters whose branches are activated opposite in phase by N 3502/12 or N 3502/13. After crystal exchange a maximum balance von U_A by minimum tuning of the crystal frequency with C 3535 or C 3536 may be required.

C 3537 and C 3538 provide minimum balancing of the distortion products of U_A (suppression of the undesired frequencies).

Table

DC voltages of the function groups in dependence of the class of emission selected (MOD)

Test value	Function group	Test point	A1A	A3E	R3E, B, SE	J3E, BSE	F0, F II	F II
Output amplifier and control voltage generator	Crystal oscillator	X3501/B7	18	18	18	18	18	18
			0...9.5	0	0	0	0	0
Store and switch	Crystal oscillator	X3542/K	0	0	16.5	16.5	0	0
			0	0	16.0	16.0	0	0
Phase detector	Voltage path	V3519/K	0	0	16.5	16.0	0	0
			0	0	0.7	0.7	0	0.7
DC voltages of the function groups	Amplifier and trigger	V3546/K	0	0	16.0	(5)	16	16
			0	0	0	0	0	0
Divluder 200/11.905 MHz	Mixer 200 kHz + 1.905 MHz	X3501/A1 D3503/10	5	5	5	5	5	5
			0	0	0	0	0	0
Crystal filter	Crystal filter	X3501/A9 198.095 MHz	0	0	0	0	17.5	0
			0	0	0	0	0	17.5

Table

Voltages and frequencies at the inputs and at the output as well as the function of the carrier display in dependence on the class of emission selected (MOD)

Test value	Function group	Connection points	A1A	A3E	R3E, R _E 3E	J3E, E3E	F0, EΠ	FU
Input voltages and frequencies (test)	Voltage path 200.000 kHz	X3501/B3 — X3501/A3 ⊥	—	—	—	200 mV	200 mV	200 mV
	Voltage path 200 kHz + Δf _E	P3501 — P3502 ⊥	—	—	50mV/200mV 200kHz+Δf _E Δf _E ≈ 50Hz	200.00 kHz	200.00 kHz	200.00 kHz
Output voltages and frequencies R _A = 680 ohm	Output amplifier	X3501/B13 — X3501/A13	110 mV to 160 mV < 198.8 to > 199.5 kHz (A1-pitch control)	0	120 to 170 mV	120 to 170 mV	80 to 130 mV W < 5%	80 to 130 mV W < 5%
	f _A f _{U3}				200kHz+Δf _A U _E =200mV Δf _A =Δf _E U _E =50mV Δf _A const. (~3Hz/min)	200.000 kHz f _A =f _E	201.905 kHz	198.095 kHz
Function Carrier display	Trigger	X3501/B11	dark	dark	U _E =200mV lit U _E =50mV dark	dark	dark	dark

Figure 22

6.4.3.2.1. Amplification in signal path 2 (X3051 — P3705)

$U_e = 55 \mu V$ at X3051 (RF generator P4), **GC** 5 and $\approx \rightarrow$

$U_a = 100 \text{ mV to } 200 \text{ mV}$ at P3705 — \perp (millivoltmeter P3)

$U_{R2} = 0.75 \text{ V}$

Amplification difference with bandwidths **B** 2... **B** 4 : $\approx 4 \text{ dB}$
with **B** 1 : $\approx 6 \text{ dB}$

Attention Exchange IF2 amplifier circuits N3603 (IF2/B) and N3702 (IF2/A) only in pairs (spare part in B1)


6.4.3.2.2. Carrier amplifier (for R3E and B_{R8E})

200 kHz/ $U_e = 10 \mu V$ at X3051 (RF generator P4)

$U_a = 30 \text{ mV to } 100 \text{ mV}$ at P3605 — \perp (millivoltmeter P3)

3 dB bandwidth : $\approx \pm 50 \text{ Hz}$

6.4.3.2.3. Bandwidth and selection of mechanic filters

B	Rated bandwidth	3 dB bandwidth	60 dB bandwidth
1	0.15 kHz	$\approx \pm 50 \text{ Hz}$	$\approx \pm 250 \text{ Hz}$
2	0.4 kHz	$\approx \pm 150 \text{ Hz}$	$\approx \pm 500 \text{ Hz}$
3	0.75 kHz	$\approx \pm 300 \text{ Hz}$	$\approx \pm 850 \text{ Hz}$
4	1.75 kHz	$\approx \pm 750 \text{ Hz}$	$\approx \pm 1250 \text{ Hz}$
5	3.1 kHz	$\approx \pm 1.5 \text{ kHz}$	$\approx \pm 2.15 \text{ kHz}$
6	6.0 kHz	$\approx \pm 3.0 \text{ kHz}$	$\approx \pm 4.0 \text{ kHz}$
7*)	+3.0 kHz	$\approx +(0.25...3.0) \text{ kHz}$	$\approx -0.25 \text{ kHz}; \approx +3.5 \text{ kHz}$
**)	+6.0 kHz	$\approx +(0.3...5.9) \text{ kHz}$	$\approx -0.3 \text{ kHz}; \approx +6.8 \text{ kHz}$
8*)	-3.0 kHz	$\approx -(0.25...3.0) \text{ kHz}$	$\approx +0.25 \text{ kHz}; \approx -3.5 \text{ kHz}$
**)	-6.0 kHz	$\approx -(0.3...5.9) \text{ kHz}$	$\approx +0.3 \text{ kHz}; \approx -6.8 \text{ kHz}$
9		signal path blocked	

*) EKD 511

***) EKD 512

Attention The signs of the built-in sideband channel filters are opposite to that of the input signal (sideband commutation in mixer 1).

Lucrer Eigentum
 Hältigung sehr
 e wird verweigert

9
 wird verweigert

6.4.3.3. Demodulator and AF section 1340.039-01358

6.4.3.3.1. Demodulator/A1A; J3E; F1B; F3C

Level outline with input signal applied

At P 3801 → ⊥ : IF2 signal = 201 kHz or 200 kHz/100 mV, GC 5

At N 3801/14 : $U_{\text{carrier (lim.)}}$ = 200 mV to 350 mV_{ss}

At N 3801/9 : U_{IF2} = 7 ... 15 mV_≈

At N 3801/8 : U_{AF} = 50 ... 55 mV_≈

adjust with R 3855

6.4.3.3.2. Demodulator/A3E

Level outline with input signal applied

At P01 → ⊥ : IF2 signal = 200 kHz/m = 0.5; 1 kHz, 100 mV, GC 5

At X01/14 : IF2 signal = 3 ... 5 mV_≈

At X01/8 : U_{AF} = 50 ... 55 mV_≈ ; adjust with R 3847

Attention At input P 3801 → ⊥ : approx. 1.1 V dc voltage

6.4.3.3.3. AF line amplifier 'channel A'

Level outline with input signal applied

At N 3802/3 : U_{AF} = 50 ... 55 mV_≈


At N 3802/6 : U_{AF} = 0.775 V_≈ (with 52 mV at N 3801/8)

At X 3801/B4 : U_{AF} = 0.775 V_≈

Line output 'A' : at X 3802/5 : 8.8 ... 9.2 V₌₌

at X3802/10 : 8.8 ... 9.2 V₌₌

6.4.3.3.4. Monitoring amplifier

U_{B} at X X 3801: 100 mV (for 0.5 W across 8 ohm X 1021  external)

(Correcting of amplification possible with R 71.)

Attention Do not generate AF power with the heat radiator disconnected (thermal overload) !

6.4.3.3.5. Control amplifier

- Manual control: GC 5

Generation of U manual control by voltage divider

R 3845, R 1002 (\approx) and R 1007

R 1002	→ Mixer 1	→ IF amplification A/B
γ	$U_{R1} \approx 14.5 \text{ V} \approx$	$U_{R2} \approx 0.75 \text{ V} \approx$
γ	$U_{R1} \approx 9.5 \text{ V} \approx$	$U_{R2} \approx 0.3 \text{ V} \approx$

- Automatic control: GC 1, GC 2

At P 3801 → \perp : $U \approx = 100 \text{ mV}/200 \text{ kHz}$

At IF output (27): $\approx 100 \text{ mV}$ (without load)

U at V 3821_B = approx. 45 mV \approx (adjustable with R 3801)

Control detector/A : U at V 3824_B > +4 V

	Trigger (not driven)	Trigger (driven)
Trigger V 3826 _C	$\approx 0.55 \text{ V} \approx$	$> 17 \text{ V} \approx$
Holding circuit V 3827 _C	approx. 1,25 V \approx	approx. 0.25 V \approx
Long-time detector V 3828 _B	approx. 0.66 V \approx	0

$U_C 3808 = ,3 \dots 4 \text{ V}$

Short-time detector $U_{R3829/R3830} = 3 \dots 4 \text{ V} \approx$

Amplifier V 3829_B , $= 13 \dots 14 \text{ V} \approx$

Amplifier V 3830_C $= 12 \dots 13 \text{ V} \approx$

Voltage of slider R 29 = $U_C 3808 - 0.6 \text{ V}$

Dieser Eigenton
 freiliegend oder
 nicht verfügbar.

Freiliegend oder
 nicht verfügbar.

6.5. PLL demodulator 1340.041-01258

6.5.1. Check 'input signal' (X 2801/A, B1 or X 0002)

Receiver setting: F 0,00 kHz

B 6

MOD 7, 8 or 9

GC 5

Adjust input voltage with control " \approx " to 0.8 V.

Measure input frequency at MOD 7, 8 and 9

Setpoint value: 1905 Hz \pm 1 Hz

6.5.2. Check 'input band-pass' (N 2801)

(P 12 serves as earth reference for all measurements on this pc board.)

Measure 3-dB decrease at P 01 with $\Delta F = 0.10$ kHz

Pass range approx. 1.1 kHz to 2.7 kHz

Slope steepness approx. 12 dB/oct.

Operating residual attenuation 1.5 dB to 2 dB

6.5.3. Check 'limiter amplifier' (W 2802, V 2804, V 2805)

U_{P02} : approx. V_{rms} at $U_e = 500$ mV to 2.5 V

(adjust with control \approx)

U_{P03} : approx. 0.8 V_{pp}

6.5.4. Check 'PLL' (N 2803, N 2804, D 2801, V 2806 ... V 2816)

Measure PLL zero position and VCO frequency with the signal path blocked (B 9).

Rebalancing: PLL zero position with R 2826 (0 V \pm 5 mV at P04)

VCO frequency with R 2842 (1905 Hz \pm 2 Hz at P05)

(Forced changeover with IF bandwidth B)

100-Bd low pass: at B 1, 2, 3 (f_g approx. 150 Hz)

600-Bd low pass: at B 4, 5, 6 (f_g approx. 900 Hz)

Offset correction : for 100-Bd low pass with R2867 at P 09
for 600-Bd low pass with R2876 and R2883
at P 08 and P 09

6.5.6. Check 'amplifier' (N 2810)

Measure $V =$ approx. 40 with low Δf (e.g. 80 Hz)

Offset correction with R 2891.

6.5.7. Check 'evaluator circuit' (N 2811)

At centre frequency (1905 Hz)

: $U_{P11} = 0 V \pm 15 mV$

At centre frequency $+\Delta f = 500$ Hz

: $U_{P11} = + 1 V \pm 50 mV$

At centre frequency $-\Delta f = 500$ Hz

: $U_{P11} = - 1 V \pm 50 mV$

In case of exceeding U_{P11} values

: balance with R 2892

In case of too low U_{P11} values

: balance with R 2897

6.5.8. Check 'Line current for teleprinter'

Connect ammeter with 200 ohm (load resistance) in series
to teleprinter terminal (X 0008, 3 and 4).

At MOD 1 ... 7 : 40 mA \pm 5 mA (correction with R 28106)

6.5.9. Check 'holding and capture range of PLL'

Receiver setting: F 0.00 kHz

dF 0.01 kHz

MOD 8 and 9

B 6

GC 1

Changeover switch 'LED row' (2) \rightarrow ' $\Delta f \times 2$ '

Dieser Dokument
effektiv sein
zu wird verbleibt.

Holding range: Setpoint value: $\Delta f \approx \pm 900$ Hz referred to centre frequency

Increase frequency with rotary button " \approx " until luminous point of the LED row jumps from row end to row centre.

Capture range: Setpoint value: $\Delta f \approx \pm 800$ Hz referred to centre frequency

Detune frequency of Δf values 2.00 kHz towards 0.00 kHz by means of rotary button " \approx ".

accomplish this function check at MOD 8 and MOD 9.

check simultaneously the synchronization process through monitoring tone.

100